Intel CM8063601537106 Datový list Strana 343

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 504
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 342
Intel
®
Xeon
®
Processor E7-2800/4800/8800 v2 Product Family 343
Datasheet Volume Two: Functional Description, February 2014
Integrated I/O (IIO) Configuration Registers
Type: MEM PortID: 8’h7e
Bus: 0 Device: 4Function:0-7
Offset: 0x88
Bit Attr Default Description
31:6 RO 0x0
cmpdscaddr:
This register stores the upper address bits (64B aligned) of the last descriptor
processed. The DMA channel automatically updates this register when an
error or successful completion occurs. For each completion, the DMA channel
over-writes the previous value regardless of whether that value has been
read.
5:3 RV - Reserved.
2:0 RO 0x3
dma_trans_state:
DMA Transfer Status. The DMA engine sets these bits indicating the state of
the current DMA transfer. The cause of an abort can be either error during the
DMA transfer or invoked by the controlling process via the CHANCMD
register.000 - Active
001 - Idle, DMA Transfer Done (no hard errors)
010 - Suspended
011 - Halted, operation aborted (refer to Channel Error register for further
detail)
100 - Armed
Zobrazit stránku 342
1 2 ... 338 339 340 341 342 343 344 345 346 347 348 ... 503 504

Komentáře k této Příručce

Žádné komentáře