Intel 8086-1 Uživatelský manuál stáhnout pdf (Strana 23)

8086

WAVEFORMS (Continued)

MAXIMUM MODE (Continued)

231455–16

NOTES:

1. All signals switch between V

and V

unless otherwise specified.

2. RDY is sampled near the end of T

to determine if T

machines states are to be inserted.

3. Cascade address is valid between first and second INTA cycle.

4. Two INTA cycles run back-to-back. The 8086 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control for

pointer address is shown for second INTA cycle.

5. Signals at 8284A or 8288 are shown for reference only.

6. The issuance of the 8288 command and control signals (MRDC

, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN)

lags the active high 8288 CEN.

7. All timing measurements are made at 1.5V unless otherwise noted.

8. Status inactive in state just prior to T

1 2 ... 18 19 20 21 22 23 24 25 26 27 28 29 30

Žádné komentáře

Intel 8086-1 Uživatelský manuál Strana 23