Intel core 2 Duo T5850 Specifikace Strana 146

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 292
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 145
Intel
®
64 and IA-32 Architectures Software Developer’s Manual Documentation Changes 146
Documentation Changes
PREFETCHh—Prefetch Data Into Caches
Instruction Operand Encoding
...
PSADBW—Compute Sum of Absolute Differences
Opcode Instruction Op/
En
64-Bit
Mode
Compat/
Leg Mode
Description
0F 18 /1 PREFETCHT0 m8 AValid Valid Move data from m8 closer
to the processor using T0
hint.
0F 18 /2 PREFETCHT1 m8 AValid Valid Move data from m8 closer
to the processor using T1
hint.
0F 18 /3 PREFETCHT2 m8 AValid Valid Move data from m8 closer
to the processor using T2
hint.
0F 18 /0 PREFETCHNTA m8 AValid Valid Move data from m8 closer
to the processor using NTA
hint.
Op/En Operand 1 Operand 2 Operand 3 Operand 4
A ModRM:r/m (r) NA NA NA
Opcode Instruction Op/
En
64-Bit
Mode
Compat/
Leg Mode
Description
0F F6 /r PSADBW mm1,
mm2/m64
A Valid Valid Computes the absolute
differences of the packed
unsigned byte integers from
mm2 /m64 and mm1;
differences are then
summed to produce an
unsigned word integer
result.
66 0F F6 /r PSADBW xmm1,
xmm2/m128
A Valid Valid Computes the absolute
differences of the packed
unsigned byte integers from
xmm2 /m128 and xmm1;
the 8 low differences and 8
high differences are then
summed separately to
produce two unsigned word
integer results.
Zobrazit stránku 145
1 2 ... 141 142 143 144 145 146 147 148 149 150 151 ... 291 292

Komentáře k této Příručce

Žádné komentáře