Intel LE80557RE009512 Datový list stáhnout pdf (Strana 32)

Electrical Specifications

32 Datasheet

3.9 Clock Specifications

3.9.1 Front Side Bus Clock (BCLK[1:0]) and Processor Clocking

BCLK[1:0] directly controls the FSB interface speed as well as the core frequency of the

processor. As in previous generation processors, the processor’s core frequency is a

multiple of the BCLK[1:0] frequency. The processor bus ratio multiplier will be set at its

default ratio during manufacturing. Refer to Table 15 for the processor supported

ratios.

The processor uses a differential clocking implementation. For more information on the

processor clocking, contact your Intel Field representative.

NOTES:

1. Individual processors operate only at or below the rated frequency.

2. Listed frequencies are not necessarily committed production frequencies.

§ §

Table 15. Core Frequency to FSB Multiplier Configuration

Multiplication of System Core

Frequency to FSB Frequency

Core Frequency

(133 MHz BCLK/533 MHz FSB)

Notes

1, 2

1/9 1.20 GHz -

1/10 1.33 GHz -

1 2 ... 27 28 29 30 31 32 33 34 35 36 37 ... 65 66

Žádné komentáře

Intel LE80557RE009512 Datový list Strana 32